AMD logo
AMD Verified
Semiconductor, Hardware, Technology

SerDes Analog Mixed Signal Circuit Design Lead-ADC/ Transmitter Design

San Jose, California, United StatesOnsiteFull Time$221,360–$332,040 /yrPosted 2 months agoVisa sponsorship available

Is this role right for you?

Upload your resume and get a skill-by-skill breakdown — see exactly where you match, where you're close, and what to highlight. Not a mystery percentage.

Get a tailored resume highlighting what this role needs.

Role summary

AMD is seeking an Analog/Mixed-Signal Design Engineer for its Serdes Technology Group in San Jose, CA. The role involves designing high-performance, multi-protocol wireline transceivers using state-of-the-art CMOS processes. Responsibilities include defining circuit architectures for high bandwidth electrical and optical links, performing link-level simulations, designing RF passive components and optical structures, and developing key circuit components like DACs, ADCs, PLLs, and clock distribution networks in advanced FinFET processes. This is a full-time, onsite position.

WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.
Together, we advance your career.
The Role
AMD Serdes Technology Group develops high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS process. We are currently seeking an analog/mixed-signal design engineer to join our world-class team.
The Person
The candidate will be responsible for the design of high-speed ADC-based receivers, DAC-based transmitters, or silicon photonics transceivers.
KEY RESPONSIBILITIES:

  • Define circuit architectures optimized for high bandwidth electrical and optical links
  • Perform link level simulation in Matlab and/or SPICE to prove the architecture
  • Perform design and modeling of on-die RF passive components (e.g., inductors and capacitors) and/or optical structures
  • Design circuit components (e.g., DAC, SAR-ADC, S/H, Analog Front-End, PLL, reference generation, clock distribution) required to implement the architecture in advanced FinFET process

Preferred Experience

  • Strong background in analog and mixed-signal circuit design
  • Strong teamwork and communication skills
  • History of coming up with innovative circuit design/architecture is a plus

ACADEMIC CREDENTIALS:

  • BS or MS or PhD in Electrical Engineering or Computer Engineering or related equivalent.

LOCATION:
San Jose, CA
*Benefits offered are described:*
AMD benefits at a glance.
*AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.*
*AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.*
*This posting is for an existing vacancy.*

Sample AMD interview questions

  • 1

    Develop a service for managing distributed locking.

    system designmedium
  • 2

    Merge a New Interval Merge a new interval into a list of non-overlapping intervals. Input: intervals = [[1,2],[3,5],[6,7],[8,10],[12,16]], newInterval = [4,8] Output: [[1,2],[3,10],[12,16]] Explanation: The new interval overlaps with [3,5], [6,7], and [8,10], merging them all into the unified block [3,10].

    codingmedium
  • 3

    Aggressive Cows Maximize the minimum distance between aggressive cows in stalls. Input: stalls = [0,4,3,7,10,9], cows = 3 Output: 4 Explanation: Placing the cows at positions 0, 4, and 10 yields a maximum possible minimum distance of 4 between any two cows.

    codingmedium
  • 4

    Longest Consecutive Sequence Determine the length of the longest consecutive elements sequence. Input: nums = [0,3,7,2,5,8,4,6,0,1] Output: 9 Explanation: The longest consecutive sequence is 0 through 8 (length 9), utilizing a hash set to check connectivity in linear time.

    codingmedium
  • 5

    Reverse Nodes in k-Group Reverse nodes in k-group in a linked list. Input: head = [1,2,3,4,5], k = 3 Output: [3,2,1,4,5] Explanation: The first 3 elements are reversed, while the remaining 2 are left untouched since they don't form a complete group.

    codingmedium

Sign up for a personalized interview prep pack tailored to this role.

Ready to apply?
You'll be redirected to AMD's application page.