Cadence logo
Cadence Verified
Semiconductor, Electronic Design Automation (EDA), Software Development

Software Engineer ll - Timing Analysis

California, United StatesOnsiteFull Time$101,500–$188,500 /yrPosted 2 months agoVisa sponsorship available

Is this role right for you?

Upload your resume and get a skill-by-skill breakdown — see exactly where you match, where you're close, and what to highlight. Not a mystery percentage.

Get a tailored resume highlighting what this role needs.

Role summary

Cadence is seeking a Software Engineer to contribute to their Static Timing Analysis (STA) tool, focusing on delay calculation and signal integrity (SI) analysis. The role involves designing and implementing advanced algorithms for large-scale circuits, including distributed, incremental, and parallel solutions, with potential for GPU acceleration. Responsibilities include improving SPICE correlation and modeling nanometer circuit effects, as well as incorporating device variation and statistical modeling. The ideal candidate will have an MS/PhD in EE/CS, strong C++ programming skills, and familiarity with object-oriented programming. Experience with multi-threaded programming, numerical analysis, and delay calculation methods for nanometer circuits is preferred.

## At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are searching for a Software Engineer to work on delay calculation and signal integrity (SI) analysis in Static Timing Analysis tool. Responsible for implementing and extending existing capabilities for circuit and interconnect delay and signal integrity analysis of large scale circuits, investigating techniques to improve correlation of delay/SI analysis to SPICE, and modeling of nanometer circuit effects in delay/SI analysis.

The role involves designing, tuning, and innovating timing and graph algorithms operating on multi‑billion‑node timing graphs. These scale challenges require highly distributed, incremental, and parallel solutions, including opportunities to leverage GPU acceleration for performance‑critical workloads.

At advanced technology nodes, incorporating device variation and statistical modeling into the timing engine introduces additional complexity.

Position Requirements:

The candidate should have MS/PhD in EE/CS or related discipline, strong programming skills in C++, and deep familiarity with object-oriented programming methods. Prior knowledge and experience with multi-threaded programming, numerical analysis techniques, and delay calculation methods for nanometer circuits preferred.

*The annual salary range for California is $101,500 to $188,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.*

## We’re doing work that matters. Help us solve what others can’t.

Ready to apply?
You'll be redirected to Cadence's application page.

Similar roles