Apple logo
Apple Verified
Consumer Electronics, Software, Services, Retail

SoC Physical Design Engineer, PnR

Austin, Texas, United StatesOnsiteFull TimePosted 28 days agoVisa sponsorship available

Is this role right for you?

Upload your resume and get a skill-by-skill breakdown — see exactly where you match, where you're close, and what to highlight. Not a mystery percentage.

Get a tailored resume highlighting what this role needs.

Role summary

Apple is seeking a SoC Physical Design Engineer specializing in Place and Route (PnR) to be responsible for the physical implementation of complex SOC design partitions from netlist to tapeout. This role involves close collaboration with architecture, CAD, timing, and logic design teams to ensure best-in-class designs. Key responsibilities include driving physical aspects early in the design cycle, completing netlist to GDS2 implementation, performing timing, physical, and electrical verification, and ensuring signoff closure. The engineer will also identify and resolve design and flow issues. A BS degree is required, with preferred experience in computer architecture, VLSI, or circuit design, and familiarity with scripting languages like Python, Perl, TCL, and hardware description languages like Verilog or VHDL.

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product! In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC applying innovative process technology.

Description


In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus). Responsibilities would include: - Working with the logic design team to understand partition architecture and drive physical aspects early in the design cycle. - Completing netlist to GDS2 implementation for partition(s) meeting schedule and design goals. - Timing, physical and electrical verification, and driving the signoff closure for the partitions. - Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution.

Minimum Qualifications


Minimum BS Degree with 0+ years experience Basic understanding of logic gates.

Preferred Qualifications


Previous internship/co-op, project work or relevant coursework in computer architecture, VLSI, design, logic design, or circuit design. Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields. Experience with Verilog, VHDL, Python, Perl, TCL and/or SPICE.

Sample Apple interview questions

  • 1

    Design a typeahead box for a search engine

    system designmedium
  • 2

    Design a rate limiter

    system designmedium
  • 3

    Architect a key-value store for distributed systems.

    system designmedium
  • 4

    Design a system to schedule jobs in a distributed environment

    system designmedium
  • 5

    What is an API and how does it work?

    technicalmedium

Get started to unlock a personalized interview prep pack for this role.

Ready to apply?
You'll be redirected to Apple's application page.

Similar roles

See how RiseMe works

Match, tailor, and prep — so you send fewer applications and land more interviews.