
SoC Physical Design Engineer, PnR
Role summary
Apple is seeking a SoC Physical Design Engineer specializing in Place and Route (PnR) to be responsible for the physical implementation of complex SOC design partitions from netlist to tapeout. This role involves close collaboration with architecture, CAD, timing, and logic design teams to ensure best-in-class designs. Key responsibilities include driving physical aspects early in the design cycle, completing netlist to GDS2 implementation, performing timing, physical, and electrical verification, and ensuring signoff closure. The engineer will also identify and resolve design and flow issues. A BS degree is required, with preferred experience in computer architecture, VLSI, or circuit design, and familiarity with scripting languages like Python, Perl, TCL, and hardware description languages like Verilog or VHDL.
Description
In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus). Responsibilities would include: - Working with the logic design team to understand partition architecture and drive physical aspects early in the design cycle. - Completing netlist to GDS2 implementation for partition(s) meeting schedule and design goals. - Timing, physical and electrical verification, and driving the signoff closure for the partitions. - Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution.
Minimum Qualifications
Minimum BS Degree with 0+ years experience Basic understanding of logic gates.
Preferred Qualifications
Previous internship/co-op, project work or relevant coursework in computer architecture, VLSI, design, logic design, or circuit design. Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields. Experience with Verilog, VHDL, Python, Perl, TCL and/or SPICE.
Sample Apple interview questions
- 1
Design a typeahead box for a search engine
system designmedium - 2
Design a rate limiter
system designmedium - 3
Architect a key-value store for distributed systems.
system designmedium - 4
Design a system to schedule jobs in a distributed environment
system designmedium - 5
What is an API and how does it work?
technicalmedium
Get started to unlock a personalized interview prep pack for this role.
