
Sr. Staff ASIC Design Engineer
Required skills
- DFT architecture
- DFT features
- Scan insertion
- ATPG pattern generation
- ATPG patterns
- Gate-level simulation
- Test coverage
- Test cost reduction
- Post-silicon support
- Silicon bring-up
Nice to have
- DFT verification
- IEEE 1500
- JTAG 1149.x
- Scan
- Memory BIST
- Mentor TestKompress
Role summary
AMD is seeking a Sr. Staff ASIC Design Engineer to join their next-generation graphics and compute technologies team. This role focuses on front-end design and integration, collaborating with Architecture, IP Design, Physical Design, and Product Engineering teams to ensure high-quality silicon and first-pass success. Responsibilities include DFT architecture implementation and verification, scan insertion, ATPG pattern generation and verification, test coverage and cost reduction analysis, and post-silicon support for bring-up and yield learning. The ideal candidate is detail-oriented with strong communication and problem-solving skills.
ADVANCE YOUR CAREER. ADVANCE THE WORLD.
At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.
Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.
THE ROLE:
Join a team developing next-generation graphics and compute technologies at AMD. As part of the front-end design/integration team, you will work closely with the Architecture, IP Design, Physical Design, and Product Engineering teams to deliver high-quality silicon and achieve first-pass silicon success.
THE PERSON:
The successful candidate will work closely with senior silicon design engineers. The ideal candidate will be highly detail-oriented and possess strong communication and problem-solving skills.
KEY RESPONSIBILITIES:
- Implementation and verification of DFT architecture and features
- Scan insertion and ATPG pattern generation
- Verification of ATPG patterns using gate-level simulation
- Test coverage and test cost reduction analysis
- Post-silicon support to ensure successful bring-up and accelerate yield learning
PREFERRED EXPERIENCE:
- Understanding of Design-for-Test (DFT) methodologies and DFT verification experience (e.g., IEEE 1500, JTAG 1149.x, Scan, Memory BIST, etc.)
- Experience with Mentor TestKompress and/or Synopsys TetraMAX/DFTMAX
- Experience with VCS simulation tools, Perl and Shell scripting, and Verilog RTL design
ACADEMIC CREDENTIALS:
- Bachelor's or master's degree in computer engineering, Electrical Engineering, or a related field
LOCATION:
San Jose, CA (Hybrid)
#LI-MV1
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Sample AMD interview questions
- 1
Design a Global Leaderboard System.
system designmedium - 2
Design a Live Comments Feature.
system designmedium - 3
Design a distributed message queue like Kafka.
system designmedium - 4
Design an autocomplete Typeahead Suggestion system.
system designmedium - 5
Describe the infrastructure required to ingest process and push finished video assets to a global content delivery network
system designmedium
Get started to unlock a personalized interview prep pack for this role.
Similar roles
- Senior ASIC Design Engineer - DSP/Analog/SerDesCelero Communications · San Jose, CA · Onsite
Senior ASIC Design EngineerPalo Alto Networks · California · Hybrid
Principal ASIC Design EngineerAMD · Markham, ON · Hybrid
Sr. ASIC Design EngineerHewlett Packard Enterprise · Roseville, CA · Hybrid- Digital ASIC Design EngineerAttoTude · Nuremberg · Onsite
ASIC Design Engineer, Satellite CommunicationAmazon · San Diego, CA · Onsite
