
Radiation Effects & RAS Silicon Architect
Required skills
- radiation effects
- RAS
- FPGA
- ACAP
- SoC
- SEU
- SEL
- SEFI
- TID
- space-grade silicon
Nice to have
- advanced silicon process technologies
- predictive models
- competitive feature sets
- power trade-offs
- cost trade-offs
- Silicon Technology
Role summary
AMD is seeking a Radiation Effects & RAS Silicon Architect to join their Advanced Architecture, Technology & Verification Group. This role focuses on the architecture, development, and validation of FPGA and ACAP solutions for terrestrial and space markets, with a specialization in radiation effects and Reliability, Availability, and Serviceability (RAS) mitigation. Responsibilities include applying IC design and solid-state physics fundamentals, developing SEE PDKs and test vehicles, analyzing technology scaling impacts on radiation sensitivity, and building predictive models. A Master's or PhD in Electrical Engineering or Applied Physics is required, along with deep knowledge of radiation effects and FPGA/SoC architecture.
ADVANCE YOUR CAREER. ADVANCE THE WORLD.
At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.
Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.
THE ROLE:
Join the Advanced Architecture, Technology & Verification Group and contribute to FPGA and SoC architecture definition and development with a focus on radiation effects and RAS. The team focuses on the architecture, development, and validation of commercial and radiation tolerant FPGA/ACAP solutions, for the Terrestrial (Telecom, Avionics, Automotive, Datacenter, AI, etc.) and Space markets. You will work as part of an advanced technology and design team with corporate responsibility for Single Event Effects (SEE), radiation effects and RAS mitigation solutions, and competitive technology analysis.
THE PERSON:
You have a passion for modern, complex silicon architecture and innovation in the field of radiation effects and RAS for terrestrial and space applications. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.
KEY RESPONSIBILITIES:
- Apply IC Design and Solid State Physics fundamentals to develop industry-leading solutions for Single Event Effects (SEE), including SEU, SEL, and SEFI, as they apply to FPGAs and space-grade silicon
- Define and develop SEE PDKs (Product Design Kits), test vehicles, and system-level radiation hardening solutions; evaluate test vehicles at the FPGA level
- Contribute to the architecture definition of XQR/Space-grade FPGA and SoC products, including SEE/RAS architectural specifications
- Analyze semiconductor technology scaling and its impact on radiation sensitivity (Moore's Law and More than Moore)
- Build predictive models for next-generation radiation performance, including competitive feature sets, power, and cost trade-offs
- Collaborate closely with Silicon Technology, Advanced Architecture, and Marketing teams
PREFERRED EXPERIENCE:
- Experience at a leading semiconductor company in advanced silicon process technologies and architectures
- Deep knowledge of radiation effects (SEU, SEL, SEFI, TID), including underlying physics and impact on semiconductor devices and FPGAs
- Knowledge of FPGA and SoC architecture, implementation, and software tools
- Self-driven, able to set direction and execute independently
- Willingness to travel to worldwide test facilities, and development consortia
ACADEMIC CREDENTIALS:
- Master's or PhD degree in Electrical Engineering, Applied Physics or equivalent.
Location: San Jose, CA, US
This role is not eligible for visa sponsorship.
#LI-CJ3
#LI-Hybrid
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Sample AMD interview questions
- 1
Design a Global Leaderboard System.
system designmedium - 2
Design a Live Comments Feature.
system designmedium - 3
Design a distributed message queue like Kafka.
system designmedium - 4
Design an autocomplete Typeahead Suggestion system.
system designmedium - 5
Describe the infrastructure required to ingest process and push finished video assets to a global content delivery network
system designmedium
Get started to unlock a personalized interview prep pack for this role.
Similar roles
SOFTWARE ARCHITECT – WINDOWS INSTALLER & DEPLOYMENTAMD · Markham, ON · Onsite
Senior ASIC RTL Design Engineer, AI Networking IPAMD · Ottawa, ON · Onsite
Custom Silicon Architect - Camera HardwareApple · Cupertino, CA · Onsite
Silicon ArchitectŌURA · San Francisco, CA · Hybrid
Silicon ArchitectGoogle · Mountain View, CA · Onsite
Custom Silicon Architect - Camera HardwareApple · Cupertino, CA · Onsite
