
Compiler Engineer
Required skills
- C++
- Compiler Design
- P4 Language
- Software Development Processes
- Performance Analysis
- ASIC Co-design
- Code Testing
- Code Review
Nice to have
- LLVM
- Networking Domain
- Debuggers
- Source Code Control Systems
- GitHub
- Profilers
Role summary
AMD is seeking a Compiler Engineer to join their Network Technology Solutions Group (NTSG) team, focusing on the AMD Pensando DPU product. The role involves defining and implementing P4 language features, developing compiler optimizations, debugging issues, and performing performance analysis. The ideal candidate will have strong C++ skills, experience with software development processes and tools like GitHub, and familiarity with the LLVM framework is a plus. Experience with the P4 language or networking domain is also beneficial. This hybrid role is based in Santa Clara, CA, or Austin, TX.
WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE:
Our NTSG – Network Technology Solutions Group team working with our AMD Pensando DPU product’s is a leading provider of innovative solutions in the field of data center infrastructure, AI NIC (GPU-to-GPU communication) and networking technologies.
We are looking for a dynamic, energetic candidate to join the P4 Language Compiler team in the AMD Network Technology Solutions Group.
THE PERSON:
We are seeking a candidate who possesses strong engineering skills to tackle complex challenges in P4 compiler and language works. Familiarity with the P4 language or networking domain is not required, but it's a big plus. Come join us and be a part of the NTSG team that is making a difference!
KEY RESPONSIBILITIES:
- Define and implement new P4 language features and extensions
- Develop optimizations for P4 language compiler
- Debugging/fix existing issues and research alternative, more efficient ways to accomplish the same work
- Performance analysis
- Provide support for customers
- Participation in ASIC co-design
- Develop technical relationships with peers and partners. Stay informed of software and hardware trends and innovations, especially in the area of compilers, languages and networking technologies.
PREFERRED EXPERIENCE:
- Strong C++ skills
- Ability to write high quality code with a keen attention to detail
- Ability to test and review the code
- Experience with LLVM framework
- Familiarity with P4 language or networking domain is a big plus
- Experience with software development processes and tools such as debuggers, source code control systems (GitHub) and profilers
- Effective communication and problem-solving skills
ACADEMIC CREDENTIALS:
- Bachelor’s or Master's degree in Computer Science, Computer Engineering, Electrical Engineering, or equivalent
LOCATION:
Santa Clara, CA, OR Austin, TX or other AMD offices in the US
#LI-AG1
#LI-HYBRID
This role is not eligible for visa sponsorship.
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Sample AMD interview questions
- 1
Design a Global Leaderboard System.
system designmedium - 2
Design a Live Comments Feature.
system designmedium - 3
Design a distributed message queue like Kafka.
system designmedium - 4
Design an autocomplete Typeahead Suggestion system.
system designmedium - 5
Describe the infrastructure required to ingest process and push finished video assets to a global content delivery network
system designmedium
Get started to unlock a personalized interview prep pack for this role.
Similar roles
Sr. Manager Packaging EngineeringAMD · Santa Clara, CA · Onsite
Business Development ManagerAMD · Austin, TX · Onsite
Sr. Machine Learning - Compiler Engineer III, AWS Neuron, Annapurna LabsAmazon · Cupertino, CA · Onsite
GPU Backend Compiler EngineerNVIDIA · Redmond, WA · Onsite- MCompiler Engineer – MLIR / PyTorch InfrastructureMythic · Remote · Hybrid
GPU Compiler Engineer - Multiple Levels (Evergreen)Qualcomm · Remote · Remote
