Emulation Verification Engineer
Required skills
- System Verilog
- Verilog
- UVM
- Test benches
- Regression Management
- Triaging
- Emulation
- Palladium
- Synthesize-able SystemVerilog
- Synthesize-able Verilog
Nice to have
- bring up
- verification
- RTL
- Standard Emulator
- FPGA
- Scripting
Role summary
Apple is seeking an Emulation Verification Engineer to join their team, focusing on the creation, deployment, and support of advanced emulation environments for large Wireless SoCs. This role involves porting designs onto the Palladium platform, executing emulation test plans, and working with cutting-edge mixed-signal models. The ideal candidate will have a BS degree and at least 10 years of relevant industry experience, with strong skills in System Verilog, Verilog, UVM, testbench creation, regression management, and debugging. Experience with emulation platforms like Palladium, Veloce, or Zebu, as well as scripting languages, is preferred.
Description
As a member of Emulation verification team, you will play a key role in utilizing Emulation for verification of large Wireless SoCs. You will also be involved in the most cutting-edge technology of bringing in mixed signal models onto the Palladium platform. The overall work will involve porting the design onto the Palladium platform, followed by executing the detailed Emulation testplan.
Minimum Qualifications
BS and a minimum of 10 years relevant industry experience Experience with System Verilog, Verilog or UVM Experience in creating test benches from scratch (Block and System Level) Experience in Regression Management and Triaging
Preferred Qualifications
Experience with bring up, debugging and verification in Emulation Understanding of the tool flow from RTL to Emulation Good understanding of any Standard Emulator (Palladium, Veloce, Zebu) OR FPGA (Xilinx, Altera) flow Proven Design Verification or Silicon Validation skills Experience in writing Synthesize-able SystemVerilog/Verilog code and SystemVerilog assertions Experience with System Verilog verification environments including C/C++ DPI, UVM Experience on any Scripting (Perl/Python/TCL) Excellent analytical and debug skills Hands on usage of Low Power methodologies (UPF based preferably) Experience in UVM Acceleration
Sample Apple interview questions
- 1
Design a typeahead box for a search engine
system designmedium - 2
Design a rate limiter
system designmedium - 3
Architect a key-value store for distributed systems.
system designmedium - 4
Design a system to schedule jobs in a distributed environment
system designmedium - 5
What is an API and how does it work?
technicalmedium
Get started to unlock a personalized interview prep pack for this role.
Similar roles
Emulation Verification EngineerAMD · Austin, TX · Onsite- Emulation Verification EngineerApple · San Diego, CA · Onsite
Design Verification Engineer | BGPTexas Instruments · Dallas, TX · Onsite- Principal Verification EngineerAstera Labs · San Jose, CA · Onsite
Validation/Verification Engineering, Sr EngineerSynopsys · Hillsboro, OR · Onsite- Sr. Flight Software Verification EngineerReliable Robotics Corporation · Mountain View, CA
