
CAD Automation and Mixed-Signal Simulation Engineer
Required skills
- AMS simulation methodology
- mixed-signal simulation
- Python
- Perl
- C/C++
- TCL
Nice to have
- Cadence Xcelium
- Cadence Verisium/Indago
- Cadence SimVision
- Cadence AMS Designer
- Synopsys VCS
- Synopsys Verdi
Role summary
Seeking an engineer with a passion for hardware and strong CAD flow development and collaboration skills to join our processor development team. The role involves developing, maintaining, and enhancing Analog/Mixed-Signal (AMS) simulation methodology and tools for various design teams. Responsibilities include circuit analysis, various simulation types (pre/post-layout, RTL, co-simulation), logic equivalency checks, and signoff. The engineer will enable design engineers to efficiently use mixed-signal simulations and verification workflows, delivering validated IP. This position requires experience in programming languages like Python, Perl, C/C++, or TCL, and 3+ years of AMS industry experience.
Description
As a member of our CAD team, you will architect, develop, maintain and enhance AMS (Analog/Mixed-Signal) simulation methodology and solutions for our analog, RF, and mixed-signal designs. The role requires you to work with different technology nodes and provide flows/methodologies for the different tool sets. You will be collaborating closely with design teams. You will drive and coordinate efforts to develop and validate AMS/co-simulation flows, providing ease of use, speeding up design validation, and ensuring functional silicon.
Minimum Qualifications
• Bachelor's degree in Computer Science, Electrical Engineering, Computer Engineering, or related field • 3+ years of relevant AMS (Analog Mixed-Signal) industry experience • Experience in Python, Perl, C/C++, or TCL programming • Experience using mixed-signal co-simulation tools
Preferred Qualifications
• Experience with industry-standard AMS tools including Cadence (Xcelium, Verisium/Indago, SimVision, AMS Designer), Synopsys (VCS, Verdi), or Siemens (Questa, Symphony) • Familiarity with analog simulation tools such as Cadence Spectre, Synopsys PrimeSim/HSPICE/Finesim, or Siemens AFS • Ability to identify and address simulation accuracy, speed, and capacity issues • Experience with mixed-signal simulation implementation including discipline resolution, binding, IE setup, Connect Modules, AMSD blocks, wreal, TCL probes, real number modeling, UDNs, etc. • Understanding of behavioral and functional circuit description languages including SystemVerilog, VerilogA, Verilog, Verilog-AMS, VHDL • Familiarity with applying LLMs/AI agents to CAD software development, test generation, and debugging • Understanding of custom IC designs and transistor description formats (SPICE, DSPF, schematics) • Fundamentals in object-oriented programming, data structures, algorithms, system architecture, command-line and GUI interaction, testing/coverage, and revision control • Familiarity with Virtuoso Schematic Editor, PDK content, CDF properties, hierarchy editor, SKILL code, netlisting, and Analog Design Environment (ADE) • Strong communication and presentation skills • Demonstrated commitment to quality and productivity
Sample Apple interview questions
- 1
Design a typeahead box for a search engine
system designmedium - 2
Design a rate limiter
system designmedium - 3
Architect a key-value store for distributed systems.
system designmedium - 4
Design a system to schedule jobs in a distributed environment
system designmedium - 5
What is an API and how does it work?
technicalmedium
Get started to unlock a personalized interview prep pack for this role.
Similar roles
Shipping SupervisorApple · Santa Clara, CA · Onsite
Senior Data Engineer, Data ProductsApple · Cupertino, CA · Onsite
Principal Systems Modeling Simulation EngineerNorthrop Grumman · El Segundo · Onsite- Principal Design and Simulation EngineerRe:Build Manufacturing · Rochester, NY · Onsite
- Modeling & Simulation Engineer, MissilesCHAOS Industries · El Segundo, CA · Onsite
Simulation Engineer IATC Automation · Cookeville, TN · Onsite
