Semiconductor, AI Infrastructure, Cloud Computing, Hardware

Principal Design Verification Engineer- SerDes/PHY IP

San Jose, CAOnsiteFull TimePrincipal$207,000–$230,000 /yrPosted 10 days agoVisa sponsorship available

Is this role right for you?

Upload your resume and get a skill-by-skill breakdown — see exactly where you match, where you're close, and what to highlight. Not a mystery percentage.

Get a tailored resume highlighting what this role needs.

Required skills

SerDes
PHY IP
SystemVerilog
UVM
PCIe Gen 6/Gen 7
UALink
UCIe
Ethernet PHY
CXL
analog/mixed-signal co-simulation

Nice to have

emulation platforms
gate-level simulation
Palladium
Veloce
ZeBu
Python

Role summary

Astera Labs seeks a Principal Design Verification Engineer to lead the functional verification of high-speed SerDes/PHY IP for AI infrastructure. This hands-on role involves architecting UVM-based verification environments, defining verification plans, and ensuring silicon success for multi-Gbps SerDes blocks supporting PCIe Gen 6/Gen 7, UALink, UCIe, and Ethernet. Responsibilities include developing testbenches, driving coverage closure, debugging failures, and collaborating with cross-functional teams. The ideal candidate has 8+ years of experience with SerDes/PHY verification, SystemVerilog/UVM, and analog/mixed-signal co-simulation, with strong knowledge of physical layer concepts and high-speed serial protocols.

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

Astera Labs is hiring a Principal Design Verification Engineer to own functional verification of our high-speed SerDes/PHY IP — the connectivity engine powering rack-scale AI infrastructure. You will architect verification environments, drive coverage closure, and ensure first-pass silicon success on the analog/digital boundary that defines next-generation AI systems.

This is a high-impact, hands-on role at the heart of Astera Labs' hyper-growth story. You'll partner directly with PHY analog/mixed-signal designers, digital architects, and SoC integration teams to verify multi-Gbps SerDes blocks that ship into the world's most advanced AI platforms, including UALink, UCIe, PCIe Gen 6/Gen 7, and Ethernet-based connectivity products.

Key Responsibilities

Verification Architecture & Strategy

Architect UVM-based verification environments for SerDes/PHY IP, including PMA, PCS, and PHY-MAC interface layers

Define verification plans, coverage models, and sign-off criteria for high-speed serial link blocks

Drive methodology decisions across analog/mixed-signal co-simulation, gate-level simulation, and emulation flows

Execution & Coverage Closure

Develop SystemVerilog/UVM testbenches, sequences, scoreboards, and reference models for multi-Gbps SerDes lanes

Execute functional, performance, and corner-case verification across equalization, CDR, training, and link bring-up scenarios

Lead coverage analysis and closure, debug failures with designers, and drive regressions to clean tape-out

Physical Layer & Protocol Verification

Verify PHY behavior against industry specifications including PCIe Gen 6/Gen 7, UALink, UCIe, and Ethernet PHY standards

Model and validate channel behavior, link training state machines, and analog handoff scenarios

Partner with analog/AMS designers on Real Number Modeling (RNM) and behavioral models for SerDes blocks

Cross-Functional Leadership

Mentor junior DV engineers and set technical direction across the verification team

Collaborate with SoC integration, firmware, post-silicon validation, and customer engineering teams

Contribute to verification IP reuse strategy and tooling improvements across product lines

Basic Qualifications

Bachelor's degree in Electrical Engineering, Computer Engineering, or related field

8+ years of design verification experience on high-speed SerDes, PHY, or mixed-signal IP

Strong understanding of the physical layer, including equalization (CTLE, DFE, FFE), CDR, training sequences, and link bring-up

Expert-level proficiency in SystemVerilog and UVM

Hands-on experience with analog/mixed-signal co-simulation and Real Number Modeling (RNM)

Working knowledge of one or more high-speed serial protocols: PCIe, UALink, UCIe, Ethernet, or CXL

Preferred Qualifications

MS or PhD in Electrical Engineering or Computer Engineering

Experience verifying PCIe Gen 6/Gen 7, UALink, or UCIe SerDes/PHY IP

Familiarity with emulation platforms (Palladium, Veloce, or ZeBu) and gate-level simulation flows

Scripting proficiency in Python or Perl for verification automation and regression management

Experience supporting post-silicon bring-up and correlating pre-silicon coverage with silicon results

Proven ability to lead technically across a multi-disciplinary team in a fast-paced environment

Salary range is $207,000 to $230,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Ready to apply?

You'll be redirected to Astera Labs's application page.