Post-Silicon Validation Engineer (Multiple Levels)
Required skills
- Post-Silicon Validation
- ASIC
- SoC
- first silicon
- silicon characterization
- product readiness
- JTAG
- scan
- embedded debug
- PCIe
Nice to have
- networking
- data center
- AI
- high-performance computing
- oscilloscopes
- BERT
Role summary
Celero is hiring Post-Silicon Validation Engineers for their next-generation coherent DSP ASICs used in AI and hyperscale optical networking. This role involves validating complex ASICs/SoCs from first silicon through production, focusing on functionality, performance, and reliability. Responsibilities include using advanced lab equipment, debugging hardware/firmware issues, developing Python-based automation frameworks, and characterizing silicon performance. The position requires a Bachelor's/Master's in EE/CE/CS or equivalent experience, with hands-on post-silicon validation or bring-up experience, understanding of debug methodologies, and Python programming skills. Experience with high-speed protocols and lab equipment is preferred. The role is onsite in Irvine, CA or Ottawa, Canada.
About The Role
Celero is seeking Post-Silicon Validation Engineers to join our validation team for next-generation coherent DSP ASICs powering AI and hyperscale optical networking. As a member of our engineering team, you will play an important role in enabling first silicon, silicon characterization, and ensuring product readiness for customer deployment and high-volume production.
We are seeking multiple levels from early career to Senior Staff level.
This is a role within a fast-paced startup where you will work with Architecture, Design, Firmware, Systems, Apps, Marketing, ATE, Product Engineering, and customers to solve complex silicon challenges. You will have the opportunity to participate in validation strategy, shape best practices, and be a part of our validation infrastructure from the ground up.
What You'll Do
What You'll Bring
Basic Qualifications
Preferred Qualifications
Annual Base Salary Range for US: $100,000 - $200,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)
Similar roles
- Principal High-Speed Analog Layout Design EngineerCelero Communications · Remote · Remote
- High-Speed Analog Layout Design EngineerCelero Communications · Remote · Remote
- Staff / Sr. Staff - NVMe SSD Validation Engineer (DVT)SK hynix memory solutions America Inc. · San Jose, CA · Onsite
Computer Systems Validation Engineer (CSV/CSA)Barry-Wehmiller · Raleigh, NC · Onsite- Validation Engineering Co-op (May-December)AGCO Corporation · Hesston, KS · Onsite
- ADAS Help Me Drive Verification & Validation EngineerFord Motor Company · Dearborn, MI · Hybrid
