
Senior ASIC Engineer
Required skills
- ASIC design
- ASIC verification
- System Verilog
- methodology
- UVM
- Linux
- C/C++
- Python
- Perl
- Networking
Nice to have
- dashboard management
- regression
- coverage
- test list completion
- DV statistics
- power saving solutions
Role summary
Cisco's Common Hardware Group (CHG) is seeking a Senior ASIC Engineer to drive the definition, architecture, design, and verification of high-performance ASICs for AI-era hardware platforms. This role involves owning complex functional areas, developing reusable code, debugging across ASIC, SW, and HW levels, and leading design and verification efforts. The engineer will also define new verification methodologies, assist in lab bring-up, and implement power-saving solutions. The position requires a Bachelor's degree with 7 years of experience or equivalent, with preferred qualifications including experience with UVM, emulation platforms, Linux, C/C++, Python/Perl, and networking.
This position will require to work onsite 4 days a week in the San Jose location
Meet the Team
The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.
Your Impact
• Drives the definition, architecture and design and verification of high performance ASICs
• Owns complex or multiple functional areas
• Develops reusable code for future projects
• Creates re-usable code
• Debugs at ASIC, SW, HW level
• Works with ASIC and Apps, with limited external scope
• Leads design and DV work by solving block level issues and participates in chip level issue resolution
• Drives reviews and recognizes areas of architectural concerns
• Defines new verification methodologies
• Helps in lab bring up
• Leads code reviews at platform level
•Identifies, designs and implements power saving solutions
Minimum Qualifications
Bachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 2 years of related experience
Experience with ASIC design and verification processes (with System Verilog), debugging, methodology, and tools.
Preferred Qualifications
Experience with dashboard management for regression, coverage, test list completion and other DV statistics.
Post-silicon lab bring-up experience.
Experience in leading the verification methodology (in UVM) of clusters/subsystems or full chip level for ASIC.
Experience using emulation platforms such as Veloce, Palladium, Zebu, or HAPS
Experience with Linux, C/C++, and/or Python/Perl.
Experience in Networking.
Why Cisco?
At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Message to applicants applying to work in the U.S. and/or Canada:
The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.
U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:
10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer
For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.
Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:
.75% of incentive target for each 1% of revenue attainment up to 50% of quota;
1.5% of incentive target for each 1% of attainment between 50% and 75%;
1% of incentive target for each 1% of attainment between 75% and 100%; and
Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.
For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.
The applicable full salary ranges for this position, by specific state, are listed below:
New York City Metro Area:
$167,700.00 - $282,000.00Non-Metro New York state & Washington state:
$149,100.00 - $250,900.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
Sample Cisco interview questions
- 1
How would you architect a scalable platform for processing millions of natural language queries in real-time?
system designmedium - 2
Design a system for real-time processing of user behavior data.
system designmedium - 3
Design a system for handling payments in an e-commerce platform.
system designmedium - 4
Walk me through the network latency and inter process communication costs introduced by splitting services
system designmedium - 5
Explain everything technically like what you have done in the company for each project.
technicaldifficult
Get started to unlock a personalized interview prep pack for this role.
Similar roles
Lead Product Designer - AI and Platform ExperienceCisco · Remote · Remote
Executive Assistant to VP, Portfolio Strategy and MarketingCisco · Remote · Hybrid
ASIC Engineer, PowerMeta · Sunnyvale, TX · Onsite
ASIC Engineer InternCiena · Ontario · Onsite
Principal ASIC Engineering Program ManagerHewlett Packard Enterprise · Spring, TX · Hybrid
ASIC Engineer Intern, Annapurna Labs - 2027Amazon · Austin, TX · Onsite
