RTL Design Engineer, TPU Compute

Sunnyvale, CAOnsiteFull Time$138,000–$197,000 /yrPosted 1 month agoVisa sponsorship available

Is this role right for you?

Upload your resume and get a skill-by-skill breakdown — see exactly where you match, where you're close, and what to highlight. Not a mystery percentage.

Get a tailored resume highlighting what this role needs.

Required skills

SystemVerilog RTL
Digital Design
Computer Architecture
TPU
ASIC
Physical Design
Timing Closure

Nice to have

Processor Design
Accelerators
Memory Hierarchies
AI/ML
Cross-functional teams

Role summary

This role is for an RTL Design Engineer focused on TPU Compute, contributing to the development of AI/ML hardware acceleration. The engineer will work on custom silicon solutions, specifically Tensor Processing Units (TPUs), for Google's demanding AI/ML applications. Responsibilities include creating and reviewing design microarchitecture specifications, developing SystemVerilog RTL, and collaborating with design validation and physical design teams to ensure design integrity and performance. The position offers an opportunity to shape the future of AI/ML hardware within a team that pushes technological boundaries.

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
4 years of experience with digital design experience using SystemVerilog RTL.
Experience with Computer Architecture.

Preferred qualifications:

Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
Experience interacting with software, architecture, and other cross-functional teams.
Experience applying computer architecture principles to solve open-ended problems.
Knowledge of processor design, accelerators, or memory hierarchies.

About the job:

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Responsibilities:

Work on their own to create and review Compute subsystem's design microarchitecture specifications.
Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and quality guidelines.
Work with design validation (DV) teams to create testplans to verify, and debug design RTL.
Work with physical design teams to ensure design meets physical requirements and timing closure.

Ready to apply?

You'll be redirected to Google's application page.