Intel logo
Intel Verified
Semiconductor, Hardware, Manufacturing

Technology Development Quality and Reliability Engineer

Hillsboro, OROnsiteFull TimeEntry-level (exp-based)$155,520–$219,550 /yrPosted 2 months agoVisa sponsorship available

Is this role right for you?

Upload your resume and get a skill-by-skill breakdown — see exactly where you match, where you're close, and what to highlight. Not a mystery percentage.

Get a tailored resume highlighting what this role needs.

Required skills

  • ESD
  • Latch-up
  • reliability engineering
  • Device Physics
  • device characterization
  • VLSI design
  • TLP
  • CDM
  • HBM

Nice to have

  • test structure layout
  • test chips
  • analog circuits
  • digital circuits
  • ESD circuit design
  • transistor device characteristics

Role summary

Seeking an experienced Technology Development Quality and Reliability Engineer to focus on Electrostatic Discharge (ESD) and Latch-up reliability in circuits. Responsibilities include developing solutions, design rules, and analyzing data from test structures. The role requires experience with ESD characterization using TLP, and serving as a consultant to design teams. A Master's degree in a relevant technical field and 3+ years of experience in ESD/LU reliability engineering and device physics are required.

Job Details:

Job Description: 

The successful candidate will be working in Technology Development ESD, LU reliability engineering group focusing on research and development in Electrostatic Discharge (ESD) and Latch-up reliability area. This position is responsible for developing solutions and design rules to ensure ESD and latch-up reliability in circuits. The engineer will be responsible for but not limited to design test structures, run experiments, analyze data from test structures during technology development phase. ESD characterization on test structures using transmission line pulse (TLP) is required. Responsibilities also include develop, document, and publish design rules to aid internal and foundry design teams. Serve as a consultant to design teams to ensure ESD risks are addressed in analog circuits.

Qualifications:

Minimum Qualifications:

  • Master's degree in Electrical Engineering, Reliability Engineering, Physics, or related technical field.
  • 3+ years experiences in ESD or LU reliability engineering
  • 3+ years of experience with Device Physics, device characterization and/or basic VLSI design knowledge

Preferred Qualifications:

  • Ph.D. in electrical engineering and 1+ years of experience in ESD, LU reliability engineering
  • Experience in planning and guiding the creation of test structure layout on test chips.
  • Experience in VLSI circuit design, including analog and digital. Knowledge of state-of-the-art ESD circuit design techniques and topologies.
  • Deep understanding of transistor device characteristics and characterization methods.
  • Experience with transmission line pulse (TLP) measurement. Experience on ESD models (i.e. CDM, HBM)
  • Data analysis background (JMP, Excel) to support design of experiments and analysis.

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location: 

US, Oregon, Hillsboro

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $155,520.00-219,550.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Sample Intel interview questions

  • 1

    Create an installment payment platform for Intel.

    system designmedium
  • 2

    Design a distributed job queue.

    system designmedium
  • 3

    Design a link shortening service similar to TinyURL.

    system designmedium
  • 4

    Design a system for real-time customer feedback analysis.

    system designmedium
  • 5

    How would you architect a scalable platform for processing data from millions of IoT devices in real-time?

    system designmedium

Get started to unlock a personalized interview prep pack for this role.

Ready to apply?
You'll be redirected to Intel's application page.

Similar roles

See how RiseMe works

Match, tailor, and prep so you send fewer applications and land more interviews.