Custom Memory Design Engineer
Required skills
- analog design
- mixed-signal
- custom circuits
- library cells
- computational architecture
- silicon architecture
- digital
- layout
- parasitic extraction
- silicon bring-up
Nice to have
- CIM chips
- chip measurement environment
- debug
- characterization
- AI
- scripting languages
Role summary
Normal Computing is seeking an Analog Hardware Engineer to design core mixed-signal technology for their unconventional computing architecture. The role involves designing unique analog circuits and library cells, owning the end-to-end analog development from design to silicon bring-up. Responsibilities include leading the analog development cycle, acquiring analog IP, and evaluating memory designs like SRAM, DRAM, and CIM. The ideal candidate has experience developing analog IP from spec to GDSII, working on memory technologies at the core level, designing custom bitcells, and is fluent in the Cadence flow. Familiarity with noise and variation impacts is crucial. Bonus points for experience with CIM chips, chip measurement, and scripting languages like Python.
Normal Computing | Build with Us
Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world's most advanced institutions. We work as one team across New York City, Silicon Valley (Mountain View), and London.
The Role
As a Custom Memory Design Engineer, you will build the custom memories that power our unconventional computing architecture.
You will design unique RAM circuits in various RAM technologies, including SRAMs and DRAMs to support a unique computational architecture. Working alongside silicon architecture, digital design, memory architects, and analog design engineers, you will own the end-to-end development of various RAM circuits, from clean-sheet design through closure and tapeout, and silicon bring-up, unlocking unprecedented throughput-per-watt.
What You Will Own
RAM design flow design and methodology: lead the full custom RAM development cycle, from architecture, establishing methodology, tooling, design, to closure
Partnership and Acquisition: Develop or acquire RAM IP for use in Normal Silicon, including RAM PDKs
EDA tooling: Acquire or help direct RAM design EDA tool development
What Makes You a Great Fit
Developed RAM IP from spec to GDSII in modern technologies, taped out and brought up.
Worked on memory technologies (i.e. SRAM, DRAM) at the core level (bitcell arrays and peripheral circuits)
Designed and characterized custom bitcells in schematic and layout
Fluent in the Cadence flow: Virtuoso, Spectre, Assembler, Extraction, Layout, HSMC, Characterization
Deep understanding of noise and variation and their impacts on silicon performance and reliability
Bonus Points
Lead, taped out, brought up CIM chips
Experienced and comfortable in a chip measurement environment for debug and characterization
Have used AI and/or scripting languages (i.e. Python, Perl) to automate design flows and data post-processing
Equal Employment Opportunity Statement
Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.
Accessibility Accommodations
Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at accommodations@normalcomputing.com.
Privacy Notice
By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Applicant Privacy Notice.
Similar roles
- Firmware EngineerNormal Computing · Mountain View, CA · Hybrid
- TPM LeadNormal Computing · Mountain View, CA · Hybrid
Senior Analog Design EngineerElevate Semiconductor · San Diego, CA · Onsite
Member of Technical Staff, Analog Design Engineeronsemi · Roseville, CA · Onsite- Staff Analog Design Engineer, TX/RX Datapathd-Matrix · Santa Clara, CA · Hybrid
- Principal Analog Design EngineerCelero Communications · Vancouver, BC · Onsite
