
Signal Integrity and PCB Design Engineer
Required skills
- Signal Integrity
- PCB Design
- SI/PI engineer
- electromagnetics
- transmission line theory
- Cadence Allegro PCB designer
- Constraints Manager
- HFSS
- Sigrity
- Hspice
Nice to have
- SI/PI design sign off
- platform level
- PCB fabrication process
- high-speed transmitter
- receiver design
- equalization schemes
Role summary
NVIDIA is seeking a Signal Integrity & PCB Design Engineer to join their PCB technology team. This role involves ensuring high-performance systems meet demanding signal integrity requirements, from research to manufacturing. The engineer will lead SI design activities, perform system-level simulations for various interfaces, analyze power delivery networks, and collaborate with Package and PCB Design teams. Experience with SI/PI engineering, electromagnetics, transmission line theory, PCB design tools (Cadence Allegro), simulation tools (HFSS, Sigrity, Hspice), and industry-standard interfaces is required. Familiarity with PCB fabrication and high-speed design techniques is a plus.
We are looking for a Signal Integrity & PCB design Engineer! NVIDIA is powering the next wave of AI and accelerated computing, and our PCB technology is a critical enabler of the world's highest-performance systems. Join our SI team to ensure that every board we ship meets the most demanding signal integrity requirements — from early material research through high-volume manufacturing. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.
If you love solving complex signal integrity challenges and thrive on bridging the gap between design intent and manufacturing reality, we want to hear from you.
What you'll be doing:
- Lead SI design activities, PCB stackup design, material selection, design guide implementation and post-layout analysis
- System-level signal integrity simulation of PCIE, LPDDR/DDR/GDDR, MIPI, HDMI, USB and other interfaces.
- Analyze and optimize Power delivery network (PDN) on PCBs.
- Work closely with Package and PCB Design teams crafting solutions for system SI/PI performance
- TDR & VNA measurement for PKG/PCB material characterization and model correlation
What we need to see:
- BS/MS in Electrical Engineering (or equivalent experience) with minimum 2+ years of experience as a SI/PI engineer
- Deep understanding of electromagnetics, transmission line theory and various channel components.
- Experienced with Cadence Allegro PCB designer and Constraints Manager and or other PCB stackup designer tools
- Understanding of impacts of high-volume PCB manufacturing on channel signal integrity
- Experience with SI channel design solutions for industry standard interface like PCIE, DRAM, MIPI, HDMI, USB etc.
- Hands on experience with HFSS, Sigrity, Hspice and/or similar industry standard tools
Ways to stand out from the crowd:
- Experience of SI/PI design sign off process at platform level
- Familiarity with PCB fabrication process, understanding of PCB and package material choice impact on SI performance
- Familiarity with high-speed transmitter, receiver design, and various equalization schemes
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until October 10, 2026.This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.Sample NVIDIA interview questions
- 1
Design a system for a rock paper scissors game
system designmedium - 2
Implement a distributed data migration management platform.
system designmedium - 3
Design a Distributed Build System with Cross-Data Center Artifact Sharing
system designhard - 4
Design a distributed training system for a trillion-parameter language model
system designmedium - 5
Develop a distributed tracing system for tracking and debugging.
system designmedium
Get started to unlock a personalized interview prep pack for this role.
Similar roles
Mechanical Design EngineerBase Power Company · Austin, TX · Onsite
Electrical Design EngineernVent · Madison, WI · Hybrid
Electrical Design Engineer (Compute Test, Arden Hills, MN)Teradyne · Arden Hills, MN · Onsite- Microarchitecture and Design Engineer - AI SoCIntel · Santa Clara, CA · Hybrid
Principal Mixed-Signal IC Design EngineerMaxLinear Inc. · San Jose, CA · Onsite- FStructures Airframe Design EngineerFrontera Space · Cedar Park, TX · Onsite
