ASIC Design Intern
Required skills
- BS/MS/PhD
- Electrical Engineering
- Computer Engineering
- logic design
- micro-architecture
- Verilog
- SystemVerilog
- RTL coding
Nice to have
- Master’s
- digital logic design
- verification methodologies
- AMBA
- PCIe
- NAND
Role summary
SK Hynix Memory Solution is seeking an ASIC Design Intern to join their SoC Design Team in San Jose. This 6-month internship focuses on delivering best-in-class controllers for high-performance SSDs, covering the full design cycle from micro-architecture to tapeout readiness. The intern will be involved in RTL design using Verilog/SystemVerilog, documentation, and collaboration with cross-functional teams. This role is ideal for students pursuing a BS/MS/PhD in Electrical or Computer Engineering with proficiency in logic design and RTL coding.
About the Company:
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.
We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.
Internship Duration: 6 months
Hours: 40 hours per week
Start Date: Immediately (November 2026/December 2026)
Location: San Jose
About The Role
You will join the System on Chip (SoC) Design Team at SK hynix memory solutions America, a group dedicated to delivering best-in-class controllers for high-performance SSDs. This team spans the full design cycle—from micro-architecture and RTL design to timing closure and tapeout readiness—enabling next-generation enterprise and AI data center storage solutions.
Responsibilities
Minimum Qualifications
Preferred Qualifications
COMPENSATION: $35/hr - $45/hr
Similar roles
- Intern, Mechanical EngineerSK hynix memory solutions America Inc. · San Jose, CA · Onsite
- Principal Product Application Engineer - Enterprise SSDsSK hynix memory solutions America Inc. · San Jose, CA · Onsite
ASIC Design Verification Manager, Google CloudGoogle · Sunnyvale, CA · Onsite
Principal ASIC Design Verification Engineer - TerawaveBlue Origin · Remote · Remote
Senior ASIC Design Engineer, Low Power AIQualcomm · Markham, ON · Onsite
ASIC Design Engineer, Satellite CommunicationAmazon · San Diego, CA · Onsite
