SoC Design Verification Lead
Required skills
- SoC
- SystemVerilog
- UVM
- C++
- coverage driven verification
- simulation flows
- CPU based SoCs
- ARM
- RISC-V
- IO subsystem IP
Nice to have
- emulation
- FPGA prototyping
- ISO 26262
- IEC 61508
- IEC 61511
- ISO 13849
Role summary
Velaura is seeking an experienced SoC Design Verification Lead to join their team and verify next-generation Physical AI SoCs. This role involves close collaboration with cross-functional teams to ensure the correctness, performance, reliability, and safety of complex hardware and software systems. The ideal candidate will have extensive experience in SoC-level design verification, team leadership, and proficiency in SystemVerilog, UVM, C/C++, and simulation flows. Experience with various IP subsystems, low-power verification, and functional safety standards is highly desirable. This is an opportunity to contribute to foundational technology in the rapidly evolving Physical AI sector.
Role Overview
We are looking for an experienced verification leader to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence in the correctness, performance, reliability and safety of the design, from individual RTL blocks through complete hardware and software systems running real workloads.
This role leads system level verification. You will own the SoC verification plan and carry it through sign off and into tape out, covering boot and root of trust, clock and reset topology, low power behavior, and the IO and memory subsystems. You will set technical direction for a small team while staying hands on in the environment yourself.
Responsibilities
Required Qualifications
Preferred Qualifications
Why Velaura?
Velaura is building next-generation compute technology for cloud, edge, and Physical AI. Our solutions will enable robots, autonomous systems, drones, and other intelligent machines to operate efficiently in the physical world.
This is an opportunity to help build foundational technology at a time when the industry is undergoing fundamental change. You will work alongside experienced leaders, architects, engineers, and operators who have delivered industry-defining products across mobile, cloud, semiconductor, and AI platforms. If you enjoy solving difficult problems, working across disciplines, and helping shape the future of Physical AI, we would love to hear from you.
Equal Employment Opportunity and Accommodations
Velaura is an Equal Opportunity Employer that is committed to inclusion and diversity. Qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, disability or protected veteran status. We also take affirmative action to offer employment
opportunities to minorities, women, individuals with disabilities, and protected veterans.
Velaura is committed to working with qualified individuals with physical or mental disabilities. Applicants who would like to contact us regarding the accessibility of our website or who need special assistance or a reasonable accommodation for any part of the application or hiring process may contact us at: careers@velaura.ai. This contact
information is for accommodation requests only. Evaluation of requests for reasonable accommodation will be determined on a case-by-case basis.
Similar roles
- VEdge AI SDK LeadVelaura · Santa Clara, CA · Onsite
- VRTL Engineer Memory SubsystemVelaura · Santa Clara, CA · Onsite
SOC Design Verification Engineer-StaffQualcomm · San Diego, CA · Onsite
ASIC Design Verification Engineer, DFTMeta · Sunnyvale, CA · Onsite
Staff Design Verification EngineerRenesas Electronics · Duluth, GA · Onsite
ASIC/FPGA Design Verification Engineer (Teradyne, N. Reading, MA)Teradyne · North Reading, MA · Onsite
