Principal SoC RTL Engineer
Required skills
- Verilog
- SystemVerilog
- RTL
- SoC
- IP
- LINT
- CDC
- RDC
- Silicon Bring-up
- FPGA
Nice to have
- MCU
- energy efficiency
Role summary
Seeking a Principal RTL Engineer to own pre-tapeout quality for digital SoC modules on MCU platforms. Responsibilities include driving architecture, microarchitecture, and RTL development using Verilog/SystemVerilog for complex IPs and SoCs. The role involves evaluating and integrating 3rd-party IP, collaborating with verification, FPGA, and physical design teams, and ensuring quality through LINT, CDC, RDC checks, and silicon bring-up. Requires a Bachelor's degree in Engineering and 20 years of experience with deep knowledge of SOC design technologies and troubleshooting IPs and SoCs.
Company Overview
Ambiq is on a mission to enable intelligence everywhere — powering the AI edge revolution with the world's lowest-power semiconductor solutions.
Built on our proprietary sub- and near-threshold technology, our chips deliver multi-fold improvements in energy efficiency without costly process scaling. Since 2010, we've shipped over 300 million units to customers building smarter wearables, medical devices, IoT products, and AI-powered edge applications.
Our cross-functional teams span design, research, development, production, marketing, sales, and operations across Austin, Hsinchu, Shanghai, Shenzhen, and Singapore. We move fast, tackle hard problems, and create space for people to grow through complex, meaningful work that shapes the future of technology.
We're looking for self-motivated, creative problem-solvers who are eager to push technological limits and make a real impact in energy efficiency.
At Ambiq, we live by five values: Innovate. Collaborate. Focus. Learn. Achieve.
If that's you, join us — the intelligence everywhere revolution starts here.
We’re looking for a Principal RTL Engineer to own pre-tapeout quality for digital SoC modules on our MCU platforms and drive architecture, microarchitecture, and RTL development for next-generation silicon.
In this role, you’ll develop Verilog/SystemVerilog RTL for complex IPs and SoCs, evaluate and integrate 3rd-party IP, partner closely with verification and FPGA teams on test planning and debug, collaborate with physical design to hit timing and power targets, and drive LINT, CDC, RDC, silicon bring-up, and validation quality.
This is a hands-on principal IC role for an engineer who has built and debugged complex SoCs, knows how to raise quality before tapeout, and wants direct impact on production silicon.
Responsibilities
Requirements
What you need
We're seeking passionate technologists who thrive on pushing the boundaries, solving complex challenges, and driving transformative solutions.
At Ambiq, you'll collaborate with a dynamic team that values relentless innovation, customer-centric thinking, and continuous learning. If you're a self-motivated, creative problem-solver eager to push technological limits and make a meaningful impact in energy efficiency, this is your opportunity to grow, excel, and turn groundbreaking ideas into reality.
Most importantly, the successful candidate will be able to live the Ambiq Shared Values:
Similar roles
- Sr Staff Software Engineer - Power ManagementAmbiq Micro, Inc. · Austin, TX · Onsite
- Staff Engineer - System TestAmbiq Micro, Inc. · Austin, TX · Onsite
CPU Microarchitect/RTL Engineer - Execution, Load/StoreApple · Santa Clara, CA · Onsite- Senior RTL Engineer, IO Die and Interconnect IPSamsung Semiconductor · San Jose, CA · Onsite
RTL Engineer – Physical AI SolutionsAltera · San Jose, CA · Onsite
Senior CPU RTL Engineer, SiliconGoogle · Austin, TX · Onsite
