
R&D IC Design Engineer
Required skills
- Physical Layer Products
- High Speed Optical Communication
- ARM subsystem
- digital upsampling/downsampling
- 10G/100G/200G/400G/800G Ethernet
- OTN network
- RTL simulation
- synthesis
- Verilog
- VHDL
Nice to have
- digital signal processing
- error correction code
Role summary
This R&D IC Design Engineer role focuses on chips for Physical Layer Products in High-Speed Optical Communication. Responsibilities include architecting block-level designs, preparing design documents and timing constraints, RTL coding, lint checks, CDC, synthesis, equivalency checking, STA, simulations, and silicon debug. The role also involves scripting for various IC design tasks, resource planning, generating verification and test plans, performing design tradeoff analysis, and silicon bring-up and validation. A B.S. in EE or Computer Engineering with 8 years of experience, or an M.S./Ph.D. with 6 years of experience, is required, along with knowledge of ARM subsystems, high-speed digital circuit design, digital upsampling/downsampling, Ethernet/OTN standards, and FEC design. Proficiency in Verilog, VHDL, Unix/Perl Scripting, Python, or C, along with experience in RTL simulation, synthesis, and design for low power/test/manufacturing, is essential.
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
This opening is for working on chips that enable Physical Layer Products for High
Speed Optical Communication.
architect block level design specifications from the marketing requirements and/or
system requirements
prepare detailed design document, timing constraint file
RTL coding, Lint checks, CDC, Synthesis, Equivalency checking, STA, RTL/gate level
simulations & silicon debug
Scripting for various IC design tasks such as STA, equivalency checks, test bench,
simulations, synthesis, etc.
prepare block level resource requirements & development schedule
generate verification & test plans for design validation
Perform design tradeoff analysis – leakage, dynamic power, die size, schedule, resource,
priority, etc.
silicon bring up and validation, ATE program bring up
Job Requirement:
B.S degree in EE or computer Engineering. Minimum of 8 years of work experience with
direct related technical skill
M.S degree/Ph.D in EE or Computer Engineering with 6 years of work experience.
Good knowledge of ARM subsystem
Good knowledge of high speed digital circuit design.
Good knowledge of digital upsampling/downsampling
Good knowledge of 10G/100G/200G/400G/800G Ethernet and OTN network.
Good knowledge on FEC (Forward Error Correction) design.
Good knowledge of digital signal processing and error correction code is a plus
Strong analytical and problem solving skills as well as hands-on lab debugging
experiences
Good knowledge of RTL simulation and synthesis.
In-depth knowledge for design for low power and design for test and design for
manufacturing.
Good Knowledge in languages relevant to the ASIC development process including
Verilog, VHDL, Unix/Perl Scripting or Python, and C.
Self-motivated, excellent communication skills and ability to excel in a team
environment.
Good organization skills, able to follow through & bring issue to closure
Understand the entire IC development flow & procedure including silicon volume
production qualification requirements & procedures
Enthusiastic & enjoy IC development works
Be able to work with teams at remote locations with different time zone.
Compensation and Benefits
The annual base salary range for this position is To
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Similar roles
RTL IC Design EngineerBroadcom · San Jose, CA · Onsite
Solution Engineer - ValueOpsBroadcom · Remote · Remote
Sr ASIC Design Engineer - TeraWaveBlue Origin · San Diego, CA · Hybrid
IC Design EngineerLawrence Berkeley National Laboratory · Berkeley, CA · Onsite
Spring 2027 - IC Design Engineer Internonsemi · Allen, TX · Onsite- GPU Logic Design EngineerIntel · Santa Clara, CA · Hybrid
